


Tutorial 3

Tuesday, September 29, 2026 12:22 AM









The master sends the address of the slave to the bus, it then raises both valid signals.

Once the slave is ready it puts the ready high, If both ready and valid are high, then the slave reads the address

Once the slave has the address it will put the data on the bus and raise valid.

Once the master is ready to read the data, it will set the ready flag.

Once both valid and ready flags are set, the master will read the data.

CMPE-660 Reconfigurable Computing

Tutorial 4: AXI Tutorial

Student's Name: Diego Diaz

Demo	Point Value	Points Earned	Date
Part 1: Complete behavioral simulation of AXILite system (explain purpose of five AXI Lite channels)	25	25	10/2 DR
Part 2: ILA capture of read/write on AXILite system	25	25	
Part 3: Drawings of state machine diagrams in the provided design files	25	25	
Part 4: Annotated waveforms for a sample AXILite transaction - explain each step in the handshake	25	25	

Students will need to demonstrate their understanding of all parts of this Tutorial by answering questions from Instructor/TAs.

Submit this grading sheet on myCourses under Assignemnts → Tut4.

5